Abstract--A single flux quantum (SFQ) pulse coincidence detector based on resistively shunted nonhysteretic Josephson junctions was designed and simulated. The coincidence detector generates an SFQ pulse when the delay between the arrival of SFQ pulses at its two inputs is less than the coincidence threshold. Simulations indicate that the minimum coincidence threshold time can be as short as 400 f 200 fs assuming Josephson junction characteristic voltages of 1 mV, overdamped dynamics and 4.2 K operating temperatures. Circuit architectures exploiting this gate are suggested. Estimates of the effects of thermal noise on resolution are presented indicating the potential for various time domain measurements with sub-picosecond resolution.
This circuit uses the picosecond pulses of Josephson junctions in a simple way that can be integrated naturally into a frequency vernier measurement apparatus? A junction with a nonhysteretic resistively shunted current-voltage characteristic can be induced to generate voltage pulses whose time integral is equal to the elementary flux quantum @pg = 2.07 m V -p~.~ In particular, the pulse width from an overdamped Josephson junction with a characteristic voltage VC = I c R~ is given by At = Q)/ VC and can be as short as 2 ps for a junction with a typical VC = 1 mV. The short widths of SFQ pulses combined with the high plasma frequencies possible with overdamped junctions can be exploited in a simple circuit that detects pulse coincidence from two inputs and has a coincidence threshold that can be as short as several hundred femtoseconds for junction I c R~ products around 1 mV.
In the next section of this paper I describe the coincidence detection circuit operation, including the results of simulations estimating the potential-performance characteristics. The effects of thermal fluctuations on resolution will be discussed.
In Section I11 a time interval measurement system is described, based on the frequency vernier interpolation method.
Using conventional electronics, the vernier method has attained time interval resolution limits of about 20 ps.* Our simulations show in principle that a carefully designed fre- and IB2, the dc bias currents to junctions J1 and J2, were set nominally at 0.8 IC so that an incoming SFQ pulse would trigger an SFQ pulse at their outputs. IB3 was adjusted to vary the coincidence window and the noise margin.
is to assume a Gaussian probability distribution for the noise currents with a standard deviation determined by a relevant averaging time that is related to some high frequency cutoff intrinsic to the system. White Gaussian current noise averaged over a time interval 2 will have a probability distribution given by where The switching properties of 53 are determined by the total effective bias current, including that part of the noise that does not average to 0 over the duration of the input pulses. Thus the relevant time scale 2 is determined by the SFQ pulse widths. This will be given approximately by the larger of either @ ( j I c R~, L/R, or the RC time constant of the layout.
In the following analysis I will assume that the L/R and RC time constants are shorter than <Do/IcR~. The physical picture of the overdamped dynamics is that the junction pulses exhibit only small amounts of ringing and overshoot due to parasitic reactance. The junction sees an effective bias current equal to the applied current plus noise currents that are varying over time scales longer than the pulse width. Thus the noise bandwidth cutoff is determined by the SFQ pulse width. The effects of thermal noise on performance can be analyzed using our estimate of the magnitudes of the noise currents and their bandwidths. Substituting z = W R N into (2) I get The RMS current noise, 07, is proportional to IC1l2. The intrinsic resolution, that is, l/6 or the width of the curve in Fig. 2 , ignoring fluctuations, is proportional to I c R~ because the pulse widths are inversely proportional to IcR&, where Reff is the total resistance seen by junctions J1 and J2. Reff is maximized when R1 and R2 are matched to the RN'S of J1 and J2. To maximize resolution we want the highest possible value of I c R~. For a given type of junction yielding some maximum I c R~, the critical currents should be as large as possible to minimize the ratio of noise currents to bias currents, subject to the constraint that the L/R time be shorter than the pulse width. Assuming critical currents and RN of 250 pA and 4 R for J1 and J2, and 500 pA and 2 R for 13, I
estimate the standard deviation of the noise currents to be around 5 pA at 4.2 K and 18 p4 at 50 K.
These relatively large thermal noise currents are a consequence of the high bandwidth imposed by the fast SFQ pulses and translate into a fundamental thermal limitation to the time resolution of this type of sampling circuit. The noise bandwidth questions are of general interest for SFQ digital circuits and may play a role in determining operating margins. Thermal1 induced bit errors have been reported in SFQ circuits.';l' These were associated with dynamic processes (during pulsing events), consistent with our interpretation of a high noise bandwidth associated with the picosecond scale of the SFQ pulses. Returning to Fig. 2 with an estimate of the thermal noise currents, I estimate that the thermal jitter to the coincidence window will be about 200 fs at 4.2 K and (not shown in figure) 400 fs at 50 K.
I can use this model to determine the critical currents and junction resistances that minimize the coincidence window.
High Temperature Operation
This circuit is attractive for high Tc applications even when the large thermal fluctuations are taken into account. At 50 K, a reasonable target operating temperature for high-Tc devices, the Johnson current noise is 18 pA yielding 6 2: 800f400 fs. In contrast to the difficulties involved in fabricating low pc junctions with high characteristic voltages from low Tc materials, nonhysteretic step edge SNS junctions with IcR as high as 1 mV at 50 K have already been
Interestingly enough, these junctions may perform better than their low temperature superconducting counterparts at 4.2 K due to their lower parasitic capacitance.
Further improvements in junction technology should reduce the minimum 6 and enhance the prospect of high Tc operation.
APPLICATIONS

SFQ Pulse Wdth Measurement
SFQ digital circuits offer great romise of extremely high sped with low power dissipation? One factor limiting the ultimate bandwidth of SFQ logic devices is the dispersion and attenuation of the propagating SFQ pulses. The coincidence detector can be used to measure the properties of pulses propagating in transmission lines. I take an approach similar to that described by McDonald et a1.l but use highly overdamped junctions, which should reduce the complicating interference effects due to plasma oscillations. In this measurement, a test SFQ pulse is split into two identical pulses. One pulse goes into a variable delay, and then both are sent down identical transmission lines (the structure being tested) and fed to a detector junction. The coincidence window analogous to that shown in Fig. 2 is measured as a function of bias current. The observed curve can be used to extract the pulse width and heights. Test structures to perform this type of measurement could be employed in on-chip diagnostics for characterizing pulse propagation in other high speed SFQ circuits.
Time Interval Measurement
The coincidence detector can be used in a natural way in an interpolating time interval measurement system. A block diagram of a frequency vemier interpolater is shown in Fig. 3 , and a pulse timing diagram is shown in Fig. 4 to explain the basic operation. The basic idea is to count Ntotal pulses from a master clock that occur between start and stop triggering pulses, then to determine the fractional clock periods, Atstart and AFsmp, that were missed at the beginning and end of the counting interval. The vemier interpolation scheme is a method for expanding Atstart and Atstop by a known factor into much longer intervals that can be counted conveniently.
Assume that a time interval is delimited by a start and a stop pulse. The master clock at frequency FO is kept in a free running state. An external start pulse arrives, clock CLl is triggered and begins pulsing at frequency Fo(1 + l/N), and counters CO and C1 begin counting pulses from CLO and CL1. Because clock CLl has a slightly different frequency than the master clock CLO, the phase delay between pulses from the two clocks shifts with each pulse. After a certain amount of time, determined by the initial phase difference between the detector D1 triggers. For these pulses counted by C1 between start to the time shift in determined in the same way as Atstart, using the stop pulse instead of the start pulse and coincidence detector D2 and counter C2. CO accumulates the integral number of periods Zmakr between the start and stop pulses. The total time between the start and stop time is then given by Atstop-Atstart +CO Tmmep Using the vernier, all counting is done at the relatively slow frequencies FO and FO(l+l/N) , yet the accessible time resolution is l/((N+l)FO). The maximum useful value for N is restricted by the resolution and jitter of the coincidence detectors and clocks.
Optimization and Fabrication Issues
To maximize the resolution of the system, the jitter in the two clocks must be extremely low. One attractive SFQ compatible approach to low-jitter clocks might employ multimode cavity stabilized oscillators.12 In this method, a junction biased just below its critical current is coupled to a transmission line that acts as a delay. Pulses from the junction propagate down the line, are regenerated by a terminating junction (or are simply reflected) at the other end, and return to the first junction, triggering it to pulse again. A single start pulse to the junction at one end will initiate a pulse train with a period of twice the one way transit time of the delay line, with virtually no startup transients. Clocks of different frequency can be obtained by varying the length of the transmission line. Detailed calculations of pulse propagation in Nb transmission line structures indicate that attenuation and dispersion of picosecond pulses should be tolerable for line lengths of at least 1 cm,13 which would allow clock periods as long as 100 ps (a 10 GHz clock rate). SFQ binary counters have already been demonstrated14 with simulations indicating potential counting frequencies to near 100 GHz. The clock scheme is conceptually simple, and should be buildable, at least with low T, materials. It will be more difficult for high Paul Horowitz and Winfield Hill, The Art of Electronics, Cambridge Univ. Press pp 621-622,1980 K.K. Likharev and V.K. Semenov , "RSFQ logidmemory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems" IEEE Trans. Appl.. Superconduct., Vol 1, No. 1, March 1991 pp 2892 -2894 SPIE, vol. 947, pp. 138-145, Mar 1988 temperature superconductors because compatible insulators with terahertz bandwidths have so far proven elusive. The required clock frequencies are well within the expected operating range of SFQ binary ripple counters14 and they are high enough to keep the required number of bits for the interpolation counters down to a reasonable level. The coincidence detector itself is an extremely simple circuit requiring only a fcw high quality junctions.
IV. CONCLUSIONS
An approach to high resolution time interval measurement based on the technique of frequency vernier interpolation, using SFQ devices, has been described. The necessary components of the frequency vernier appear to be accessible in both low and high temperature material systems. The modest numbers of junctions necessary to implement a vernier interpolator make the circuit an attractive application of SFQ electronics using either high or low T, material systems. The thermal analysis suggests that the circuit performance using high-Tc junctions at 50 K will still be in the sub-picosecond range, though it will be substantially degraded from the performance at 4.2 K. The potential sub-picosecond resolution using superconducting electronics represents more than an order of magnitude improvement in performance over that attainable with the best semiconductor based circuits. Finally, the analysis of thermal noise in high bandwidth SFQ devices has bearing on the general problem of fixing margins and optimizing SFQ circuits.
